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Abstract
Synaptic dynamics, such as long- and short-term
plasticity, play an important role in the complexity
and biological realism achievable when running neu-
ral networks on a neuromorphic IC. For example,
they endow the IC with an ability to adapt and learn
from its environment. In order to achieve the mil-
lisecond to second time constants required for these
synaptic dynamics, analog subthreshold circuits are
usually employed. However, due to process varia-
tion and leakage problems, it is almost impossible
to port these types of circuits to modern sub-100nm
technologies. In contrast, we present a neuromor-
phic system in a 28 nm CMOS process that employs
switched capacitor (SC) circuits to implement 128
short term plasticity presynapses as well as 8192
stop-learning synapses. The neuromorphic system
consumes an area of 0.36 mm2 and runs at a power
consumption of 1.9 mW. The circuit makes use of
a technique for minimizing leakage effects allowing
for real-time operation with time constants up to sev-
eral seconds. Since we rely on SC techniques for all
calculations, the system is composed of only generic
mixed-signal building blocks. These generic build-
ing blocks make the system easy to port between
technologies and the large digital circuit part inher-
ent in an SC system benefits fully from technology
scaling.
Keywords: switched-capacitor neuromorphic,
stop-learning synapse, dynamic synapse, deep-
submicron neuromorphic, low leakage switched-
capacitor circuits
1. Introduction
Biological synapses employ a range of plasticity
mechanisms in modulating their stimulus transmis-
sion. For example short-term plasticity on the
timescale of hundreds of milliseconds has been iden-
tified as a crucial constituent of dynamic neural
information processing, allowing for temporal fil-
tering (Grande and Spain, 2005), selective informa-
tion transmission (Mayr et al, 2009) and pattern clas-
sification in attractor networks (Mejias and Torres,
2009). Long-term plasticity, with induction on the
minute to hour scale, is used for pattern learning
(Brader et al, 2007) and topology formation, allow-
ing a network to be structured for solving a particular
problem (Rubinov et al, 2011). Both of these mech-
anisms employ exponential time windows with time
constants on the order of 10-1000 ms.
Most analog neuromorphic implementations of
plasticity rely on subthreshold circuits (Indiveri et al,
2006) to achieve the small currents necessary for
these long time constants. However, these are hard
to port to advanced CMOS techologies, since leak-
age currents rapidly increase with down-scaling,
reaching the range of the desired signal currents
(Roy et al, 2003). Some plasticity circuits have
also been implemented in OTA-C architectures
(Koickal et al, 2007; Noack et al, 2011), but these
suffer from the same problems with small cur-
rents. Digital plasticity circuits (Cassidy et al, 2011)
are not subject to this limitation, but have lim-
ited biological veracity due to their digital state
variables. For subthreshold circuits, an additional
problem is the increase of device mismatch and
process variation (Kinget, 2005), making transis-
tors almost unusable for the exponential computa-
tion that subthreshold circuits rely upon. This is
why even recent subthreshold neuromorphic systems
have been manufactured in quite large technologies
(Bartolozzi and Indiveri, 2007; Indiveri et al, 2010;
Moradi and Indiveri, 2013), with the sole exception
a recent design in 90 nm (Park et al, 2014).
The SC technique offers a viable alternative, as
it utilizes robust charge-based signal transmission.
That is, it computes with charges that are equiva-
lent to accumulating the continuous signal currents
of subthreshold circuits across time, thereby rais-
ing signal levels compared to the subthreshold ap-
proach. This approach has already been successfully
applied to neuromorphic neuron implementations
(Folowosele et al, 2009; Vogelstein et al, 2007).
In this paper we present SC circuits that imple-
ment presynaptic adaptation and synaptic plastic-
ity in a 28 nm CMOS process. The short-term
(presynaptic) plasticity has been adapted for SC
(Noack et al, 2012) from the biology-derived neuro-
transmitter release model of Markram et al (1998).
The long-term (synaptic) plasticity circuit imple-
ments the stop learning stochastic synapse model of
Brader et al (2007). To the best of our knowledge,
this represents the first time the well-known stop-
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Figure 1: Overview of the neuromorphic system
with mixed signal SC blocks (e.g. presynaptic adap-
tation, synapse matrix and neurons), digital control,
synaptic weight RAM, biasing DAC, PLL clock in-
put and serial packet IO.
learning paradigm has been translated to SC circuits.
Please note: While this paper focusses on dynamics,
a companion paper (Mayr et al, 2014a) presents the
static neuromorphic components (weight implemen-
tation, neurons, etc) and the overall system integra-
tion.
Vogelstein et al (2007) and Folowosele et al
(2009) have chosen a straightforward SC approach
with conventional CMOS switches, as leakage cur-
rents were not a concern in their chosen technology
nodes. However, this approach is not possible in
deep-submicron technologies such as the employed
28 nm process. The leakage for open switches would
preclude storing a signal on the required 10-1000 ms
timescale. Thus, we describe circuit techniques
to reduce leakage currents, in turn allowing us to
achieve high time constants. The entire neuromor-
phic system consists of standard analog building
blocks and synthesizable digital logic, making it
easy to port between technologies. As detailed
later, the system architecture has been optimized for
mismatch reduction.
2. Material & Methods
2.1. Overall System
Fig. 1 gives an overview of the system. 128 input
circuits at the left side realize presynaptic short-term
dynamics for their respective row in the synaptic ma-
trix (Noack et al, 2012), while the 64 neurons at the
bottom are driven by their respective column, pro-
viding the output (i.e. stimulation) signal as a func-
tion of the 8192 synapses in the system, which cou-
ple presynaptic input to neurons. Synaptic weights
are stored in a dedicated RAM block separate from
the synapse matrix.
The entire driving circuitry of presynapses,
synapses and neurons is situated at the left hand side
of the matrix. A state machine cycles through the
Figure 2: Chip photograph with overlay of the
600µm× 600µm neuromorphic system layout. Die
size is 1.5mm×3mm.
columns of the synaptic matrix. At the start of the
cycle, the input pulses that were registered during
the last cycle are forwarded to the driver circuits
and the corresponding presynaptic adaptation state
is computed. Then, each synaptic column is acti-
vated sequentially, and the synaptic plasticity change
of a synapse at a specific row is computed based on
presynaptic pulse activity of that row and the mem-
brane state of the neuron of the current column. Con-
currently, the presynaptic pulses are integrated on
the neuron. Sharing the active driver circuitry for all
neurons respectively for all synapses of a row inher-
ently reduces mismatch effects, as the only remain-
ing mismatch between synapses is the mismatch of
their state-holding capacitors. Mismatch between
transistors, i.e. between active circuits, is only felt
between rows.
The circuit design utilizes only digital core de-
vices of the 28nm SLP (super low power) technol-
ogy. In contrast to the current biasing usually em-
ployed in neuromorphic ICs (Yang et al, 2012), the
neuromorphic SC circuits require voltages provided
by a digital-to-analog converter (DAC) to set ampli-
tude parameters such as scaling of presynaptic adap-
tation, etc. This saves pins and offers an easy and
robust configurability.
Time constants are set via counters that govern the
switching cycles of the SC circuits. Thus, scaling
of the clock frequency effectively scales the speed
of the system, keeping the resolution relative to the
chosen time base. As the clock speed scaling retains
the relative speed of all processes, the same con-
figuration for all parameters (amplitudes and time
constants) can be used irrespective of the speed-up,
nominally giving the same results. The neuromor-
phic system was designed for speeds from biological
real-time (corresponding to a 0.62 ms full cycle time
of the synaptic matrix) up to an acceleration of 100.
Communication with the system is provided by
a JTAG interface, implementing a generic packet-
based protocol. Similar to the communication
setup in (Hartmann et al, 2010; Scholze et al, 2011),
these packets contain configuration and incom-
ing/outgoing pulse communication data. Addition-
ally, two configurable test outputs allow for mon-
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itoring analog voltages, such as membrane poten-
tials. With its minimal interface, using only 6 signal
pins and two bias pins (one bias current and one pin
for common mode voltage), the neuromorphic sys-
tem can be easily integrated into a multi-core sys-
tem mediated by an FPGA. A chip photograph is
shown in Fig. 2. The neuromorphic system occupies
0.36mm2 and is surrounded by various test struc-
tures. The overall IC has a size of 1.5mm×3mm.
2.2. Implementation of Presynaptic Short-Term
Plasticity
2.2.1. Model
The presynaptic adaptation circuit implements the
model of synaptic dynamics proposed in Noack et al
(2012), which is derived from a model based
on biological measurements (Markram et al, 1998).
The major drawback of the original approach in
Markram et al (1998) with respect to a switched-
capacitor implementation is the need for a wide-
range voltage multiplier for calculating the prod-
uct of the facilitation and depression state vari-
ables. Existing multipliers are rather complex, very
area consuming (Hong and Melchior, 1984) or need
large operational amplifiers driving resistive loads
(Khachab and Ismail, 1991). In contrast, the model
proposed in Noack et al (2012) is capable of approx-
imately reproducing the original model without any
multiplier circuit and with a minimum effort on ana-
log circuitry in general.
The iterative description of the proposed model is
shown in eqs. (1) – (3):
un+1 = un · (1−U) · e−
∆tn
τu +U (1)
Rn+1 = ((1−α) ·Rn+α ·un) · e
−∆tnτR (2)
PSCn = A · (un−Rn) . (3)
It provides the amplitude PSCn of the postsynaptic
current for successive presynaptic spikes incorporat-
ing their spiking history, where n is the number of
the observed spike and ∆tn denotes the time between
n-th and (n+ 1)-th spike. The model is capable of
reproducing facilitation and depression as well as
various combinations of both mechanisms. Facili-
tation is modeled by variable u, which is adopted
from Markram et al (1998). At each incoming presy-
naptic spike u is increased by a certain amount, de-
pending on U . Between spikes it exponentially de-
cays back to U with time constant τu. Thus, u is
bound to the interval [U,1]. Variable R describes the
depression mechanism and is also increased at ev-
ery presynaptic spike. Inspired from Markram et al
(1998) the amount depends on the current value of u.
The strength of depression is controlled via α , which
can be any value between 0 and 1. Between spikes R
decays back to 0 with time constant τR. The resulting
PSC amplitude is then calculated by the difference of
un and Rn, scaled by a factor A. The PSC decays with
time constant τPSC.
2.2.2. Circuit Implementation
In order to transform the iterative model to
continuous-time, the exponential time dependence
can be implemented with exponentially decaying
voltage traces. These are generated by the circuit
shown in Fig. 3 for the internal state variables u, R
and PSC, which model facilitation, depression and
postsynaptic current trace, respectively. At incom-
ing presynaptic spikes these decay traces are trig-
gered and the resulting PSC amplitude is calculated
by the difference of facilitation and depression value
as shown in Eq. 3. In Fig. 3 the circuit schematic is
shown comprising three similar parts, for calculating
VU , VR and VPSC.
When a presynaptic spike occurs these voltages
are updated by a special switching scheme presented
in Fig. 5. VU is increased towards VA, which rep-
resents the global scaling factor A in Eq. 3. The
number of switching events of the VU update deter-
mines the parameter U . α is set by the number of
switching events of the VR update. Switches S17 and
S18 transfer the voltage difference of VU and VR to
VPSC.
Between incoming spikes an exponential decay of
VU , VR and VPSC is performed by SC leaky integrator
circuits. The working principle will be explained for
the facilitation subcircuit and can be applied analo-
gously for depression and PSC generation. On every
decay event (see ”Decay Vu” in Fig. 5) CRU (5fF)
is discharged in a first switching phase Φ1 (see also
bottom right of Fig. 3). In this period CU (75fF),
which stores the value of the facilitation variable, is
fully decoupled from the circuit. Switching phase
Φ2 performs a charge equalization on CU and CRU .
Thus, on every decay event VU is decreased by a fac-
tor CUCU+CRU =
15
16 . These decay events are repeated
with period Tu. With 1516 = exp(−
Tu
τu
) we can easily
calculate Tu for a desired decay time constant τu:
Tu =−τu · ln(
15
16)≈ τu ·0.0645 . (4)
Since Tu is derived from a digital counter driven by
the system clock, τu is proportional to the counter
size and system clock frequency and allows to set
time constants ranging from a few milliseconds to
about one second. In order to scale the system’s
overall speed there is a tunable system clock divider,
which enables to operate the circuit from biological
real-time up to a 100-fold acceleration, keeping all
relative timings without the need for adjusting bias
voltages.
With the period of the matrix column cycle, the re-
sulting exponentially decaying PSC voltage is sam-
pled on the 4-bit binary-weighted capacitor CW and
transferred to the neuron circuit.
2.2.3. Leakage Reduction
The maximum achievable time constant is limited
by subthreshold leakage and junction leakage in the
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Figure 3: Schematic of the presynaptic adaptation circuit comprising 3 fully-differential SC leaky integrator
circuits. Capacitors storing the value of the corresponding model variables are encapsulated by dedicated
low-leakage switches.
Figure 4: (a) Low-leakage switch configuration. (b)
Cross-section of MOS Transistor M2 with denoted
subthreshold leakage (I1), junction leakage (I2) and
gate leakage (I3).
Figure 5: Switch signals for update at an incoming
presynaptic spike and for exponential decays of VU ,
VR and VPSC. Dotted lines indicate that decay events
can occur independently as well as simultaneously.
switches (see I1 and I2, resp. in Fig. 4b) (Roy et al,
2003). A dedicated technique similar to Ellguth et al
(2006) and Ishida et al (2006) has been applied for
switches surrounding capacitors CU and CR where
the switch transistor is split into two transistors (see
Fig. 4a). If the switch is in off-state the middle node
VM is clamped to a fixed voltage VLL. Switch signals
S and SLL are non-overlapping. With VLL = 250mV,
which is equal to the common-mode voltage, drain-
source voltage of M1 and M2 is kept low, which
minimizes subthreshold leakage. Furthermore the
amount of leakage current is independent of the volt-
age at the other switch terminal. Junction leakage is
minimized by minimal sized drain and source termi-
nals. With a reduced voltage swing of about VDD/2
all switches can be implemented with NMOS tran-
sistors only, which keeps leakage currents low and
reduces circuit complexity. Especially the concept of
isolating capacitors by low-leakage switches makes
it possible to reach time constants up to 600ms,
which is the maximum controllable setting in our de-
sign, despite using small capacitance values in the
28nm technology node (which naturally has high
leakage). This is demonstrated by the measurements
in Sec. 3.2.. Thus, we achieve an off-resistance
of about 600ms/75fF = 8TΩ, which corresponds
to a conductance of 125fS. In contrast to another
technique recently proposed by Rovere et al (2014),
which requires two auxiliary low offset opamps, our
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solution is much more area and power efficient and
satisfies our leakage constraints.
2.2.4. Proposed Opamp
For buffering Vu, VR and VPSC a two stage opamp is
used (see Fig. 6), since transistor stacking is dif-
ficult at supply voltages of 1V. A gain boosting
technique similar to Dessouky and Kaiser (2000) has
been applied, where the load of the first stage has
been split into two cross-coupled transistors (M3, M5
and M4, M6). By connecting the gates of M5 and
M6 to the opposite output of the first stage a positive
feedback is generated. The common-mode voltage
of the first stage is well defined by the diode con-
nected transistors M3 and M4 whereas the common-
mode voltage of the output stage (M7 – M14) is con-
trolled by an SC CMFB network. In order to derive
stability a classical miller compensation (C1, R1, C2,
R2) has been applied using poly resistors and cus-
tom designed metal-oxide-metal capacitors. At the
output an NMOS source follower (M11 – M14) is
connected, which enhances slew rate performance.
Thus, the output voltage range is limited to 0mV–
500mV, which corresponds to the allowed voltage
range of the low-leakage switches. The input com-
mon mode voltage range is 0mV–420mV, which is
sufficient for Vcm = 250mV. The opamp consumes
an area of 68µm2 and achieves an open-loop gain of
54dB. It is designed to operate in biological real-
time, as well as in a 100-fold accelerated environ-
ment. In fast mode the opamp draws 30µW of power
and has a slew rate of 60V/µs. As the capacitor set-
tling time scales with speed-up, the power consump-
tion in real-time operation can be reduced by a factor
of 100, i.e. down to 300nW.
2.2.5. Offset Compensation
Due to the small area occupied by the opamp,
which is important for large scale integration, mis-
match results in a maximum input offset voltage
of about ±16mV. Nevertheless, this offset can
be compensated by a simple auto-zeroing technique
(Enz and Temes, 1996). As can be seen in Fig.
3, in the sampling phase (Φ1) input voltages and
common-mode voltages, respectively, are sampled
against virtual ground of the opamp (switches S6,
S12 and S19 are closed). Since the offset voltage is
present at the opamp input at this time, it is also
sampled, and thus, canceled out at the output in the
second phase (Φ2). Despite the existence of more
advanced auto-zeroing techniques in the literature,
this technique has been chosen, because neither ad-
ditional capacitors nor additional switching phases
are required, reducing area and circuit complexity.
Figure 6: Proposed opamp circuit used for buffering
Vu, VR and VPSC.
2.3. Switched-Capacitor Implementation of a
Bistable Stochastic Synapse
2.3.1. Model
The stop learning model of long-term plasticity has
been introduced in Brader et al (2007), based on ear-
lier work in Fusi et al (2000). The model repre-
sents a synapse with two stable states, potentiated
and depressed, whereby the state transition between
both stable states is regulated via a continuous in-
ternal state X(t) of the synapse. X(t) is influenced
by a combination of pre- and postsynaptic activity,
namely the presynaptic spike time tpre and the value
of the neuron membrane voltage Vmem(t). A presy-
naptic spike arriving at tpre reads the instantaneous
values Vmem(tpre) and C(tpre). The conditions for a
change in X depend on these instantaneous values in
the following way:
X→X+a i f {Vmem(tpre)> θV and (5)
θ lup <C(tpre)< θ hup}
X→X−b i f {Vmem(tpre)≤ θV and (6)
θ ldown <C(tpre)< θ hdown} ,
where a and b are jump sizes and θV is a volt-
age threshold. In other words, X(t) is increased if
Vmem(t) is elevated (above θV ) when the presynaptic
spike arrives and decreased when Vmem(t) is low at
time tpre. The θ lup, θ hup, θ ldown and θ hdown are thresh-
olds on the calcium variable. The calcium variable
C(t) is an auxiliary variable (see Brader et al (2007)
for details) that provides a low-pass filter of the post-
synaptic spikes. This gives the ability to stop the
learning based on thresholded, long-term averages of
postsynaptic activity. In the absence of a presynaptic
spike or if stop learning is active (i.e. C(t) hits the
respective threshold), then X(t) drifts toward one of
two stable values:
dX
dt = α i f X > θX (7)
dX
dt =−β i f X≤ θX (8)
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The bistable state of the synapse is determined
according to whether X(t) lies above or below the
threshold θX . Computationally, this model is inter-
esting because through X(t) it can learn a graded re-
sponse to an input pattern even though the output
weight of the synapses is binary. The model also
has some biological veracity, being sensitive to pre-
post and post-pre spike patterns in a manner simi-
lar to the well-known spike time dependent plasticity
(Brader et al, 2007).
2.3.2. Circuit Implementation
The circuit schematic shown in Fig. 7 replicates the
model described in Eqs. (5) – (8). In contrast to
the circuit presented in Indiveri et al (2006) our im-
plementation makes use of SC technique. Thus, the
model equations are solved in a time-discrete fash-
ion, which enables the use of low-leakage switches
as shown in Sec. 2.2.3. to achieve very low drift rates
α and β . The time-discretization also allows for time
multiplexing the single synapse circuits, thus, one
driver circuit (see blue box in Fig. 7) can drive multi-
ple (in our case 64) synapses (red boxes). Due to the
removal of active elements, one synapse circuit can
be reduced to only 2 capacitors and 4 low-leakage
switches storing the synapse state X (cp. Eqs. (5) –
(8)) as a differential voltage. The synapse occupies
an area of 3.6µm×3.6µm which is shared equally by
the two synapse capacitors with 22fF each. These
are custom-designed metal-oxide-metal capacitors,
utilizing an interdigitated fingered layout in the com-
plete 5-layer metal stack with cut-outs on the lower
two layers for wiring. The low-leakage switches are
located directly below the capacitors. Each synapse
can be connected to the driver circuit via switches
Ssyn,i, where i indicates the column number in the
synapse matrix, and 4 wires VINP,VINN ,VXP and VXN .
The driver circuit is basically an SC integrator, which
integrates different voltages Vα , Vβ , Va and Vb in
dependence of synapse state, neuron state and in-
coming presynaptic spikes onto the synapse capac-
itors Csyn,i. The integrator’s opamp is the same as
for the presynaptic driver presented in Sec. 2.2.4..
As shown in the timing diagram in the lower right
corner of Fig. 7, the operation principle can be di-
vided into 4 phases ”Reset”, ”Readout”, ”Compari-
son” and ”Integration” for one synapse. All synapses
of one row are cycled through sequentially, whereas
all rows are processed in parallel.
In the reset phase an offset compensation of the
opamp (cp. Sec. 2.2.5.) is performed, which avoids
the integration of a possible offset voltage as well
as residual charge on the relatively long wires to the
synapses. Therefore switches annotated with Φreset
are closed, which closes a negative unity-gain feed-
back loop around the opamp. The offset voltage ap-
pearing at the opamp input is then stored on capaci-
tors Cre f r and Chebb and can be subtracted in the in-
tegration phase.
After reset a readout of the synapse state is per-
formed. Switches Ssyn,i of the currently active
synapse i are closed, which places the synapse ca-
pacitors in the feedback path of the opamp. The volt-
age stored on the capacitors, i.e. the synapse state X ,
is now visible at the opamp output between the dif-
ferential lines VXP and VXN .
When the readout is completed the synapse capac-
itors stay connected and a comparison of the synapse
state with threshold ΘX is performed. In the im-
plementation ΘX is fixed at 0.5, thus, the compara-
tor (see Sec. 2.3.3.) only has to compare whether
VXP > VXN . After comparison the result is provided
by signals comp and its inverted counterpart comp n.
In the integration phase the refresh part (see Eqs.
(7) and (8)) and the hebbian part (Eqs. (5) and
(6)) of the learning model are performed. In this
phase switches annotated with Φintegrate are closed.
If comp is high then the differential synapse voltage
VX is increased by
Cre f r
Csyn · (Vα −Vcm), otherwise it is
decreased by Cre f rCsyn ·(Vβ −Vcm). This results in refresh
rates of
α =
Cre f r
Csyn
·
(Vα −Vcm)
∆t (9)
and
β = Cre f r
Csyn
·
(Vβ −Vcm)
∆t
, (10)
where ∆t = 0.62ms, which is the time needed for
processing the 64 synapses of a row sequentially (in
biological real-time mode).
If a presynaptic input spike arrives, then switch
signal pre is high during the integration phase. In
dependence of the postsynaptic membrane state ΘV
signals learn up and learn down are set. The neuron
circuit providing the membrane state is an SC leaky
integrate-and-fire neuron presented in the compan-
ion paper Mayr et al (2014a). It is equipped with
two comparator circuits for spiking threshold de-
tection and for judging the current membrane state,
i.e. the Vmem(tpre) ≷ θV condition of Eqn. 5 resp.
Eqn. 6. If Vmem(tpre) > θV , then learn up is high
and learn down is low (neglecting the ”stop learn-
ing” mechanism for now). Thus, the upward jump
size is calculated by
a =
Chebb
Csyn
· (Va−Vcm) . (11)
If Vmem(tpre) < θV , then learn up is low and
learn down is high, which results in the downward
jump size of
b = Chebb
Csyn
· (Vb−Vcm) . (12)
In order to reduce the number of control voltages,
single-ended input voltages are provided. The result-
ing common mode offset, caused by this asymmetry,
is compensated by the SC CMFB circuit.
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Figure 7: LTP circuit
The ”stop learning” feature described in Sec.
2.3.1. is handled by setting learn up resp.
learn down to low using combinational logic (not
shown). Therefore, the state of the calcium vari-
able can be calculated externally in an FPGA, where
the postsynaptic spike train is filtered by a low pass
filter. The low pass filter output is then compared
against the stop learning thresholds θ lup, θ hup, θ ldown
and θ hdown and the two resulting binary signals for
enabling learning in the up and down direction, re-
spectively, are transmitted to the driver circuit. As
an additional feature for testing we implemented a
”learn force” mode where learn up and learn down
can be set explicitly, similar to keeping the neuron
membrane permanently elevated or depressed.
The comp signal, which is provided in the ”Com-
parison” phase states whether the synapse is de-
pressed (LTD) or potentiated (LTP). This binary
output is used to scale the PSC generated by the
presynaptic adaptation circuit (see ”Weight Scaling
& Charge Transmission” in Fig. 3). Therefore
each synapse has two 4-bit weights for LTP and
LTD stored in a RAM (see Fig. 1), which is cho-
sen accordingly to the synapse state and transmit-
ted to the weight scaling circuit. The scaling of the
PSC is done via binary weighted capacitors, trans-
ferring charge to the neuron circuit. Additionally
each synapse is selectable excitatory or inhibitory,
which inverts the PSC voltage. Thus, inhibitory stop-
learning synapses are also possible.
2.3.3. Comparator Circuit
A circuit schematic of the comparator shown in
Fig. 7 is depicted in Fig. 8a. It consists of a
preamplifier (see Fig. 8b), which is inspired by
Dessouky and Kaiser (2000) and a simple dynamic
latch circuit (Song et al, 1995) shown in Fig. 8c.
This architecture has been chosen, because the dy-
namic latch circuit can have a high random off-
set voltage of up to 20mV, caused by mismatch.
The preamplifier raises the differential signal level to
minimize decision errors, caused by this mismatch.
The preamplifier is therefore equipped with an offset
compensation (compare Sec. 2.2.5.). At the output
of the comparator circuit an SR-latch is connected,
which stores the result until the next comparison.
2.4. Measurement Setup and Characterization
Methods
As detailed in Sec. 2.1., the entire system is ratio-
metric with respect to the clock frequency. That is,
the system clock can be scaled so that the neuro-
morphic system operates anywhere from biological
real time up to a factor 100 faster. As operation at
biological real time is the most challenging in cir-
cuit terms as well as the most interesting in terms
of computation, real-time operation was used for
the measurements in this paper. The corresponding
clock frequency is 3.3MHz, generated by a config-
urable clock divider from the 330MHz central sys-
tem clock. At this frequency, the synaptic matrix up-
date period is 0.62ms (compare Sec. 2.1.).
The measurements of the presynaptic adaptation
are carried out at the temperatures indicated by us-
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Figure 8: a) Comparator circuit with offset-
compensated preamplifier, compensation capacitors
Cc and latch circuitry. b) Preamplifier circuit
schematic. c) Latch circuit schematic.
Figure 9: Setup for measurements with controlled
temperature
ing the temperature controlled setup shown in Fig.
9. The IC package is held at the adjusted temper-
ature with ca. ±2 ◦C deviation. The output of the
presynaptic adaptation can be measured either via
tracing the PSC time course from one of the ana-
log test outputs or indirectly by monitoring the spike
output of a connected neuron. Directly measuring
the PSC voltage via an oscilloscope is well-suited for
detailed short-time measurements, which we used to
verify correct operation of the circuitry. For reduc-
ing noise in this case, the aquired waveform data was
averaged over time bins of 0.1–0.3ms.
Direct oscilloscope measurements are less practi-
cal for automatic extraction of a multitude of time
constants. For this case, we used the following
purely spike-based protocol: The adaptation state is
probed by sending an input spike and counting the
number of output spikes in reaction. For getting a
reasonably strong response, the synaptic weight and
the PSC scaling voltage are set to their maximum
values. Setting the membrane time constant to a
high value as well, the number of output spikes per
input spike is approximately linearly dependent on
the PSC amplitude. For the measurements, we only
activated depression, so that the PSC amplitude of
a spike directly resembles the current state of the
depression variable. For each time constant mea-
surement, the depression variable is charged by ini-
tially applying 10 spikes. Afterwards, the adaptation
strength is set to zero, so that the depression variable
relaxes back to its resting state. This relaxation is
monitored by continuously probing the state with in-
put spikes. From the relaxation time course, the time
constant is extracted by calculating the best-fitting
(smallest root mean squared error) exponential func-
tion, with amplitude and time constant as free pa-
rameters. Results are averaged over 10 repetitions.
The measurements of the stop learning synapses
are carried out at ambient temperature, i.e. no special
measures for chip cooling are taken.
3. Results
3.1. Basic Operation of the Presynaptic Adapta-
tion
For evaluating the presynaptic adaptation perfor-
mance, we stimulated a presynaptic circuit with a
regular spike train for two different adaptation types,
as shown in Fig. 10. We chose a parameter set for
combined facilitation and depression to demonstrate
correct operation of the circuit as a whole, and a set-
ting for a depressing synapse, where the depression
variable dominates the behaviour. The latter case is
used for assessing the correct reproduction of long
time constants in the next section.
Figure 10 also shows ideal time courses for the im-
plemented model with the same parameters and fit-
ted amplitude and offset. The measurements agree
well with these nominal curves even without cali-
brating any parameters. They differ mainly in the
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Figure 10: PSC voltage traces of a simultaneously
facilitating and depressing (top), and of a depress-
ing (bottom) synapse when stimulated with 10 spikes
at 50Hz rate. Configuration parameters: top: τu =
300ms, τR = 300ms, τPSC = 10ms, U = 0.29, α =
0.5, bottom: τu = 10ms, τR = 490ms, τPSC = 13ms,
U = 0.96, α = 0.5. The nominal time courses for the
PSC voltages with these parameters and fitted ampli-
tudes are drawn as dashed lines.
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Figure 11: Measured time courses of input-output
gain for one presynaptic adaptation circuit at 40◦C
with 300 ms, 600 ms and leakage only settings. Time
course until 0.8 s is the charging of the depression,
following, the synapse relaxes back to its steady state
with the depression time constant.
adaptation strength, i.e. in the ratio between high-
est and lowest PSC amplitude, which is smaller in
the measured curves. This may be caused by time
constants being too small, or by charge injection ef-
fects, resulting in voltage offsets during updates of
the adaptation variables at incoming spikes.
3.2. Characterization of the Presynaptic Adap-
tation Time Constants
Fig. 11 shows traces over different time constant
settings for one presynaptic adaptation circuit. The
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Figure 12: Mean and standard deviation (error bars)
of extracted time constants over 16 presynaptic adap-
tation circuits of four separate ICs. Shown is the
measured time constant for a setting of infinity (up-
per part, i.e. the equivalent time constant if just
leakage is active) and two configured time constants
(nominal 600 and 300ms) for the presynaptic adap-
tation circuit of Fig. 3.
time course of the depression relaxation for nominal
settings as well as with only leakage present can be
faithfully fitted by an exponential function, allowing
for calculation of the depression time constant.
Measured time constants of 16 adaptation circuits
from 4 chips are shown in Fig. 12. The values
are well-controlled in the configurable range up to
300ms at all temperatures with sigma less than 15%
and the mean within 20% of the nominal setting. The
same is true for the 600 ms setting up to 30◦C. Above
that, the leakage influence causes the measured mean
to be at least one sigma outside the nominal, which
constitutes our fail criterion.
Using the infinite setting for the depression time
constant, i.e. there are no decay switching events,
this leakage can be measured, see upper plot in Fig.
12. As expected, it is highly temperature-dependent.
For temperatures of 30◦C and below, all measure-
ments are above 1 second, so that time constants up
to this value are feasible at room temperature if the
controlled leakage, i.e. the switching frequency of
the decay process, is further decreased compared to
the 600 ms setting. As described in Sec. 2.2.3., a
time constant of 600 ms corresponds to a leakage re-
sistance of 8 TOhm. This value increases to a min-
imum of 13 TOhm for time constants of 1 second
or above. These high resistances demonstrate the ef-
fectiveness of the employed leakage reduction tech-
niques.
The measurements show that time constants of
several seconds are possible at temperatures below
30◦C. As the time constants caused by intrinsic leak-
age show a larger spread for these temperatures, indi-
vidual calibration of the switching frequency for the
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Figure 13: (upper diagram) Measured PSC wave-
form of a 200Hz presynaptic spike train with 12
pulses; (lower diagram) synapse state of stochastic
stop learning synapse, with forced transition from
depressed to potentiated state and back.
leakage mechanism may be required to still achieve
well-controlled time constant values. Nevertheless,
for the envisaged time constant range up to 600 ms
of the design, the measurements demonstrate correct
resemblence of time constant values at room tem-
perature, so that all further measurements were per-
formed without any special measures for tempera-
ture control.
3.3. Characterization of the Bistable Stochastic
Synapse
In this section, results for the SC implementation of
the stop-learning synapse are given. As detailed in
Sec. 2.3.2., a force bit can be set that forces the
synapse to transition from potentiated to depressed
state or vice versa. That is, Eqn. 5 resp. Eqn. 6
are forced to always employ a or b, similar to set-
ting Vmem(t) either to a constant high or low value.
A presynaptic spike train of 12 spikes is then applied
to the synapse, as shown in the upper diagram of Fig.
13.
From the lower diagram of Fig. 13, it can be ob-
served that the synapse reaches a stable potentiated
state (at ca. 0.7 V) or a depressed state (at 0V). For
the transition at 50ms, the force bit activates only
a, forcing the synapse to become potentiated. Con-
versely, at 150ms, only b is active, the synapse be-
comes depressed. Between presynaptic events, the
curve shows that α and β draw the synapse back to
one of its stable states, according to the synapse state
being above or below θX (set at half way between the
two stable states, see also Eqn. 7 resp. 8).
To test the stop learning functionality expressed in
our implementation by the two stop learning bit flags
(see Sec. 2.3.2.), a second experiment is carried out.
The packet of 12 presynaptic spikes is split in two
parts which are sent immediately after each other,
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Figure 14: (upper diagram) Measured PSC wave-
form of presynaptic spike train, both packets 12
pulses, 200Hz; (lower diagram) synapse state of
stochastic stop learning synapse, with forced tran-
sition from depressed to potentiated state. The first
transition is aborted due to activation of stop learn-
ing after 6 pulses, i.e. at a point where the synapse
state is not above θX and thus gets drawn back to
the depressed state. For the second transition, stop
learning is activated after 8 pulses.
see the corresponding PSC voltage in the upper dia-
gram of Fig. 14. Starting from the depressed state,
the force bit activates a, but after the first part of the
presynaptic spike packet, which contains 6 pulses,
the stop learning bit for a is activated. This causes
the last 6 pulses to be discarded in terms of synaptic
state modification, i.e. only β is active which draws
the synapse back down to the depressed state.
At 150ms, this experiment is repeated, but the
stop learning is activated after 8 pulses. This is suf-
ficient to push the synapse above θX , i.e. α be-
comes active which draws the synapse state to the
potentiated state, even though the last 4 presynap-
tic pulses are again discarded because of the acti-
vated stop learning. Thus, overall functionality of
the stochastic stop learning synapse is confirmed. In
this experiment, the stop learning was set explicitely.
As stated in Sec. 2.3.2., the future backplane for a
multi-chip system will compute the Calcium variable
externally on an FPGA based on the output spike
rates (Brader et al, 2007), setting the stop learning
bits dynamically based on the Calcium state.
Please note that we are only showing the inter-
nal synaptic state transitions. For the overall net-
work dynamics, the state change means a switch
between the 4 bit potentiated and 4 bit depressed
weights (compare Sec. 2.3.2.). Thus, while learn-
ing induction is in the form of the one bit decision
of the original stop learning synapse (Brader et al,
2007), the expression of the synaptic learning can
be individual for each synapse, adding significantly
to network richness compared to the global settings
for potentiated and depressed synapses in other im-
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plementations of this plasticity rule (Indiveri et al,
2006). This capability for individual weights could
also be exploited for implementations of the Neural
Engineering Framework (Eliasmith and Anderson,
2004) on our neuromorphic system. A 4 bit
weight resolution plus the capability for setting each
synapse excitatory or inhibitory should be sufficient
for sophisticated population-based signal process-
ing (Mayr et al, 2014b), compare also the results
achieved for 58 neurons with 4 bit synaptic weights
in (Corradi et al, 2014).
3.4. Overall Results
Table 1 details the major characteristics of the neu-
romorphic system. Its power budget is competitive
with recent power-optimized digital or analog neuro-
morphic systems of similar size (Indiveri et al, 2006;
Seo et al, 2011). The digital part includes 0.45 mW
static power draw which is mainly due to the other
components on this test chip, so putting the neuro-
morphic system on a chip by itself would improve
power consumption by about 23% at biological real
time operation. The current clocking setup features
a constant-frequency PLL (Ho¨ppner et al, 2013) and
a clock divider, which draw constant power irrespec-
tive of the speed up factor. To save power, this could
be replaced with a variable-frequency PLL with
frequency-dependent power draw (Eisenreich et al,
2009).
Plasticity models with time constants up to sec-
onds have been shown for this SC implementation in
28 nm. Thus, reliable, controlled behaviour fully in
keeping with biological real time operation is pos-
sible. The efficacy of our chosen method for low-
leakage capacitive state holding has been proven,
with detailed analysis of the effect of temperature
on achievable time constants. The characterization
of the presynaptic time constants employs the en-
tire signal pathway of the system (compare Fig. 1),
showing complete overall functionality.
Table 2 gives a comparison with other current im-
plementations of presynaptic adaptation and/or sy-
naptic plasticity. The synapse area of our imple-
mentation is among the lowest, with only the static
1 bit synapse of a digital synaptic array smaller in
size. Especially, compared to fully analog imple-
mentations of stop learning (Indiveri et al, 2006),
the SC approach and agressive scaling for the var-
ious capacitances allow an implementation of stop-
learning that benefits from the technology shrink. As
can be seen from the faithfulness of model repli-
cation in SC, this scaling can be achieved with-
out compromising functional richness and accu-
racy. When accounting for technology node, the
area consumption of the presynaptic adaptation is
larger than e.g. Bartolozzi and Indiveri (2007) or
Schemmel et al (2010). This is due to the fact
that our presynaptic adaptation aims at a very faith-
ful reproduction of the model of (Markram et al,
1998), necessitating complex, multi-stage computa-
Table 1: Characteristics of the presented SC neuro-
morphic system. All figures are for a speed-up of
one, i.e. biological real time operation, if not stated
otherwise.
Technology Global Foundries 28 nm SLP
Layout area for sys-
tem
460*430 µm2 neuromorphic comp.,
600*600 µm2 overall (including DAC,
RAM, etc.)
Clock frequency 330 MHz (PLL), 3.3 MHz (neuromorphic
components)
VDD analog 1.0 V
VDD digital 0.75 V
Power digital 1.1 mW (speed-up 1) to 3.1 mW (speed-
up 100)
Power analog
(neuromorphic
components)
0.38 mW (speed-up 1) to 11.0 mW
(speed-up 100)
Power analog (PLL) 0.45 mW
Neuron model LIAF (Rolls and Deco, 2010)
Presynaptic adapta-
tion
facilitation and depression (Noack et al,
2012)
Synaptic plasticity stochastic synapse with stop learning
(Brader et al, 2007)
System characteris-
tics
128 presynaptic adaptation circuits, 8192
stochastic synapses, 64 LIAF neurons
tional circuits (see Fig. 3). Specifically, our imple-
mentation is the only one offering concurrently op-
erating facilitation and depression.
The shown architecture always connects an input
via synapses to all neurons, corresponding to an all-
to-all connectivity. This is the same architecture
as used for example in memristive crossbar arrays
Alibart et al (2012); Mayr et al (2012). The main
advantage of this architecture in our design is that
it allows to implement all parts of the synapse cir-
cuit that depend on the input only once per synapse
row. This significantly reduces circuit area, reduc-
ing the synapse circuit to an analog storage ele-
ment in our design. The efficiency gain comes at
the price of reduced flexibility concerning connec-
tion topologies. All-to-all and comparable connec-
tion structures are well-suited, whereas sparse con-
nectivity results in a high number of unused synapses
in the matrix, making the architecture less efficient
in this case, even when optimizing the mapping of
networks to the hardware architecture Galluppi et al
(2012); Mayr et al (2007). To improve the effi-
ciency, i.e. the fraction of utilized synapses, also for
low connection densities, more presynaptic input cir-
cuits than synapse rows can be implemented, while
synapses are made to choose between several in-
puts (Noack et al, 2010; Schemmel et al, 2010). This
would only slightly increase the complexity of the
individual synapse circuits, while greatly increasing
the flexibility of the architecture (Noack et al, 2010).
4. Discussion
4.1. Plasticity Models
Results show faithful implementation of the chosen
short-term plasticity model (Markram et al, 1998).
The detailed reproduction of this model endows the
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Ref. Techn. System
area
Synapse
area
Number
of
synapses
Synapse functionality Pre-
synapse
area
Number
of
presy-
napses
Presynapse functionality
Merolla et al
(2011);
Seo et al
(2011)
45 nm 4.2 mm2 1.6 µm2 262 k 1-bit static synapses, set
externally
– – not implemented
Park et al
(2014)
90 nm 16 mm2 15 µm2 262 k log-domain
conductance-based
synapse, no plasticity
– – not implemented
Bartolozzi and Indiveri
(2007);
Mitra et al
(2006)
350 nm 12 mm2 1200 µm2 8192 stop learning 1360 µm2 N.A. short-term depression
Schemmel
(2014);
Schemmel et al
(2010)
180 nm 50 mm2 150 µm2 115 k STDP 84 µm2 14 k Either short-term depres-
sion or facilitation
This work 28 nm 0.36 mm2 13 µm2 8192 stop learning 432 µm2 128 Concurrent short-term
depression and facilita-
tion
Table 2: Comparison of the presented short- and long-term plasticity circuits with other implementations
from literature.
neuromorphic system with a corresponding rich be-
havioral repertoire, which could be employed for
e.g. reproduction of population dynamics in cultured
neurons (Masquelier and Deco, 2013) or simulation
of short-term memory (Rolls et al, 2013).
The long-term plasticity rule is also reproduced
well, opening up a host of information-theoretic ap-
plications, such as studies of memory retention, in-
formation content or classification performance of a
network (Brader et al, 2007). Other flavors of long-
term plasticity rules could also be supported by our
neuromorphic system. For instance, the faithful re-
production of neuronal waveforms evident in Fig.
10 and their excellent configurability in terms of the
time window (Fig. 12) could also be employed for
a plasticity rule based on neuron and synapse wave-
forms such as (Mayr et al, 2010), which aims at the
replication of a wide range of biological plasticity
experiments (Mayr and Partzsch, 2010).
4.2. Switched-Capacitor Neuromorphics
Dating back to Carver Mead, subthreshold CMOS
has been the mainstay of neuromorphic circuit de-
sign, as it offers the advantage of low power con-
sumption, ion-channel like behaviour in CMOS de-
vices and currents small enough to reach biologi-
cal real time operation. However, such a fully ana-
log implementation suffers from mismatch and leak-
age currents which are increasingly prevalent in deep
submicron processes. In addition, the channel-to-
transistor design philosophy means that this type of
neuromorphic circuit consists largely of handcrafted
circuits that depend crucially on the performance of
each single transistor. Thus, porting a design be-
tween technology nodes essentially means a com-
pletely new design.
Switched-capacitor neuromorphic circuits move
from this device level philosophy to a building block
approach, i.e. the required model behaviour is
achieved with a combination of standard building
blocks. SC is used as a mathematical framework
to directly translate state-driven models to a mixed-
signal realization. This keeps the neuronal states
analog for biological veracity, while achieving sig-
nificantly easier technology porting, as the circuit
consists solely of standard building blocks such as
amplifiers, switches and charge addition/subtraction.
Representation of analog states at block level also
eases implementation in deep submicron, as this
takes advantage of the available device count for
improved signal fidelity, while relying less on the
characteristics of individual transistors. This build-
ing block approach allows agressive scaling of the
active analog components, while the digital part
of the SC circuits naturally scales with the tech-
nology node. Overall scaling is ultimately lim-
ited compared to a purely digital system by the
largely invariant capacitor sizes, but is still signif-
icantly better than conventional, more device- and
analog-centric neuromorphic approaches. As shown,
this approach has enabled our SC system to de-
liver the same computational density as a purely
digital neuromorphic system in a deep-submicron
technology (Seo et al, 2011), while its power budget
is on par with subthreshold circuits (Indiveri et al,
2006). When combined with deep submicron pixel
cells (Henker et al, 2007), a sophisticated visual pro-
cessing pyramid could be implemented (Ko¨nig et al,
2002; Serrano-Gotarredona et al, 2009).
While SC makes neuromorphic circuits possible
in principle in deep submicron, one major challenge
is still the leakage currents. The leakage completely
precludes subthreshold circuits, but it also affects
the stored states of capacitors in SC technique, es-
pecially for the timescales necessary for biological
real time operation. As shown, we have solved this
general challenge for SC neuromorphic circuits with
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our low leakage switch architecture, reaching con-
trollable time constants >100 ms at ambient temper-
ature.
4.3. Nanoscale CMOS and Novel Devices
Novel nanoscale devices, such as memristors, offer
the possibility of very high density neuromorphic
synaptic matrices (Alibart et al, 2012; Shuai et al,
2013). However, they need corresponding high-
density neuronal driver circuits in CMOS. Moving
neuromorphic circuits to deep-submicron technolo-
gies as outlined in this paper would provide this ca-
pability, i.e. very low footprint neuron driver and
receiver circuits that generate analog waveforms for
memristor synaptic matrices (Mayr et al, 2012).
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